
Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) Publication number: **0 174 028**
A2

(12) **EUROPEAN PATENT APPLICATION**

(21) Application number: **85111249.0**

(61) Int. Cl.⁴: **H 03 M 7/24**

(22) Date of filing: **05.09.85**

(30) Priority: **05.09.84 JP 184625/84**

(43) Date of publication of application:
12.03.86 Bulletin 86/11

(64) Designated Contracting States:
DE FR GB

(71) Applicant: **HITACHI, LTD.**
6, Kanda Surugadai 4-chome Chiyoda-ku
Tokyo 100(JP)

(72) Inventor: **Ooyama, Mitsuo**
625-23, Nagafusa-cho
Hachioji-shi Tokyo(JP)

(72) Inventor: **Hamada, Hozumi**
2-63-7, Kikunoda
Chofu-shi Tokyo(JP)

(72) Inventor: **Ando, Kimiaki**
2039-5, Shinmachi
Ohne-shi Tokyo(JP)

(74) Representative: **Strehl, Schübel-Hopf, Schulz**
Widenmayerstrasse 17 Postfach 22 03 45
D-8000 München 22(DE)

(54) **Apparatus for processing floating-point data having exponents of variable length.**

(57) Herein disclosed is a floating-point data processing apparatus for generating exponent data (105) of fixed length from floating-point data (100) composed of: a sign bit indicating a mantissa sign; a first exponent part which has a bit length determined in dependence upon a significant bit length necessary for binarily expressing an exponent and which has all its bits determined at 1 or 0 in dependence upon said mantissa sign and the sign of said exponent; a second exponent part which has its bit length determined in dependence upon the bit length of said first exponent part, which has a predetermined relationship determined in dependence upon the sign of said exponent and said mantissa sign with the significant bit part when said exponent is binarily expressed, and the leading bit of which has a value different from the value of one bit of said first exponent part; and a mantissa part which has a plurality of bits having bit length determined in dependence upon the value of said exponent, said exponent data (105) of fixed length being composed of: a sign bit part having a plurality of bits having values indicating the sign of said exponent; and a significant bit part having a plurality of bits indicating the values of said exponent. The floating-point data processing apparatus comprises:

a detect circuit (20) which receives, in parallel, a plurality

of bits other than said sign bit of said floating-point data (100) and detects the position of a bit which has a value different from the value of one bit of said first exponent part and which is the closest to said first exponent part, as the position of the leading bit of said second exponent part;

a shift circuit (22) which receives, in parallel, the bits other than said sign bit of said floating-point data (100), responds to the position detected by said detect circuit (20) and shifts said floating-point data (100) such that said second exponent part comes to a predetermined position;

a signal circuit (21) which generates a bit pattern (102) indicating such a bit position of said shifted floating-point data (103) as has its value to be transformed in dependence upon said sign bit, the leading bit of said first exponent part and said detected position; and

an output circuit (23) which receives, in parallel, the respective bits of said floating-point data (103) shifted by said shift circuit (22) and said generated bit pattern (102) and generates said exponent data (105).

/...

FOR: RS8-00-0031

J. Woods

Requested Patent: EP0174028

Title:

APPARATUS FOR PROCESSING FLOATING-POINT DATA HAVING EXPONENTS
OF A VARIABLE LENGTH

Abstracted Patent: US4758973

Publication Date: 1988-07-19

Inventor(s): OOYAMA MITSUO (JP); HAMADA HOZUMI (JP); ANDO KIMIAKI (JP)

Applicant(s): HITACHI LTD (JP)

Application Number: US19850772696 19850905

Priority Number(s): JP19840184625 19840905


IPC Classification:

Equivalents: DE3583473D , JP1833171C , JP5042697B , JP61123928

ABSTRACT:

A floating-point data processing apparatus operates to generate exponent data of fixed length from floating-point data composed of (a) a sign bit indicating a mantissa sign, (b) a first exponent part which has bit length determined in dependence upon a significant bit length necessary for binary expression of an exponent and which has all its bits determined at 1 or 0 in dependence upon the mantissa sign and the sign of said exponent, (c) a second exponent part which has its bit length determined in dependence upon the bit length of the first exponent part, which has a predetermined relationship determined in dependence upon the sign of the exponent and the mantissa sign with the significant bit part when the exponent is expressed in binary form, and the leading bit of which has a value different from the value of one bit of said first exponent part, and (d) a mantisa part which has a plurality of bits having a bit length determined in dependence upon the value of the exponent. The exponent data of fixed length is composed of a sign bit part having a plurality of bits having values indicating the sign of the exponent and a significant bit part having a plurality of bits indicating the values of the exponent.

FIG. 3



Apparatus for Processing Floating-Point Data
Having Exponents of Variable Length

BACKGROUND OF THE INVENTION

The present invention relates to an apparatus
5 for processing floating-point data having exponents
of variable length.

The format of the floating-point data having
exponents of varying length to be used in the present
invention is known in Japanese Patent Laid-Open No.
10 59-11444 or U.S. Patent Application No. 543,426. In
order to process those floating-point data, it is neces-
sary to separate the exponents and the mantissa from
the data before processing and to generate floating-
point data having the exponents of variable length
15 by combining the exponent and mantissa data both of fixed
length obtained as a result of the processing.

In the above-specified Patent Application, however,
the separating and combining processes are executed
in the bit-serial manner which results in a slower
20 processing rate.

SUMMARY OF THE INVENTION

An object of the present invention is to provide

an apparatus which can separate or integrate floating-point data having exponent parts of variable length in a bit-parallel manner.

According to a feature of the present invention,
5 there is provided a floating-point data processing apparatus for generating exponent data of fixed length from floating-point data which is composed of: a sign bit indicating the sign of a mantissa; a first exponent part which has a bit length determined in dependence upon
10 a significant bit length necessary for binarily expressing an exponent and which has all its bits determined at 1 or 0 in dependence upon said mantissa sign and the sign of said exponent; a second exponent part which has its bit length determined in dependence upon the bit length of
15 said first exponent part, which has a predetermined relationship determined in dependence upon the sign of said exponent and said mantissa sign with the significant bit part when said exponent is binarily expressed, and the leading bit of which has a value different from the
20 value of one bit of said first exponent part; and a mantissa part which has a plurality of bits having a bit length determined in dependence upon the value of said exponent, said exponent data of fixed length being composed of: a sign bit part having a plurality of bits having values
25 indicating the sign of said exponent; and a significant

bit part having a plurality of bits indicating the values of said exponent. The apparatus comprises: detect means for receiving in parallel a plurality of bits other than said sign bit of said floating-point data and for
5 detecting the position of a bit, which has a value different from the value of one bit of said first exponent part and which is the closest to said first exponent part, as the position of the leading bit of said second exponent part; shift means for receiving in parallel at least the
10 bits other than said sign bit of said floating-point data and responsive to the position detected by said detect means, for shifting said floating-point data such that said second part comes to a predetermined position; signal means for generating a bit pattern indicating such a bit position of
15 said shifted floating-point data as has its value to be transformed in dependence upon said sign bit of said floating-point data, the leading bit of said first exponent part and said detected position; and output means for receiving in parallel the respective bits of said
20 floating-point data shifted by said shift means and said generated bit patterns and for generating said exponent data.

According to another feature of the present invention, there is provided a floating-point data

processing apparatus for generating floating-point data having an exponent part of a varying length from both exponent data of fixed length, and mantissa data of fixed length, said exponent data being composed of a sign bit part having a plurality of bits of values determined by an exponent sign and a significant bit part having a plurality of bits indicating the value of said exponent, and said mantissa data of fixed length being composed of a mantissa sign bit part, an inverted bit part inverted from said mantissa bit part, and a mantissa significant bit part, said floating-point data being composed of: a sign bit indicating a mantissa sign; a first exponent part having a bit length determined in dependence upon a significant bit length necessary for binarily expressing an exponent and which has all its bits determined at 1 or 0 in dependence upon said mantissa sign and the sign of said exponent; a second exponent part which has its bit length determined in dependence upon the bit length of said first exponent part, which has a predetermined relationship determined in dependence upon the sign of said exponent and said mantissa sign with the significant bit part when said exponent is binarily expressed, and the leading bit of which has a value different from the value of one bit of said first exponent part, and a mantissa part which has a plurality of bits

having values determined in dependence upon the value of said exponent. The apparatus comprises:

- detect means for receiving in parallel a plurality of bits of said exponent data and for detecting the position of a bit, which has a value different from the value of one bit of said sign bit part and which is the closest to said signbit part, as the position of the leading bit of said significant bit part; first shift means for receiving in parallel a plurality of bits of said exponent data and for shifting said exponent data in dependence upon said detected position such that the leading bit of said exponent data is positioned next to the first exponent part of said floating-point data to be generated; second shift means for receiving in parallel a plurality of said mantissa data for shifting said mantissa data in dependence upon said detected position such that the leading bit of said mantissa data comes next to the significant bit part of the exponent data after shifted; signal means for generating both a first bit pattern which indicates the bit position of a bit, which has its value to be transformed, of the exponent data, which are shifted by said first shift means, in dependence upon one of the sign bit part of said exponent data, the sign bit of said mantissa bit and said detected position and for generating a second bit pattern

WHICH indicates the position other than the mantissa significant bit part of the mantissa data

shifted by said second shift means, in dependence upon said detected position; and output means for receiving
5 in parallel both the respective bits of said exponent data and said mantissa data, after shifted respectively by said first and second shift means, and the respective bits of said first and second bit patterns and for generating said floating-point data.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram showing the format of the floating-point data having exponent parts of varying length, which are to be used in the present invention;

Fig. 2 is a diagram showing the data of a number
15 $|100|_{10}$ according to the expression of Fig. 1;

Fig. 3 is a block diagram showing the floating-point data processing apparatus according to one embodiment of the present invention;

Fig. 4 is a block diagram showing a boundary
20 recognition circuit (20) of Fig. 3;

Fig. 5 is a diagram showing the input and output relationship of a partial bit train check circuit (34-
i) of Fig. 4;

Fig. 6 is a diagram showing the input and output
25 relationship of a priority encoder (35) of Fig. 4;

Fig. 7 is a block diagram showing the circuit construction of Fig. 4 for $k = 2$ and the specific data flow therein;

Fig. 8 is a diagram showing an example of the
5 boundary recognition result of Fig. 4;

Figs. 9A and 9B are diagrams showing the exponent part data after having been shifted to the right and left, respectively, by a shift circuit (22) of Fig. 3;

Fig. 9C is a diagram showing the general format
10 of the output of an exclusive OR circuit (23) of Fig. 3;

Figs. 10A to 10H are diagrams for explaining the output bit patterns of a bit pattern generator (21);

Fig. 11A is a diagram showing the format of the
15 mantissa part data after having been shifted by a shift circuit (24) of Fig. 3;

Figs. 11B and 11C are diagrams showing different examples of the output of a bit insertion circuit (25) of Fig. 3, respectively;

20 Fig. 12A is a diagram showing the format of the exponent data output (100') of a processing unit (26) of Fig. 3;

Figs. 12B and 12C are diagrams showing the different output formats of a shift circuit (29) of
25 Fig. 3;

Figs. 12D and 12E are diagrams showing output formats of an exclusive OR circuit (30) of Fig. 3;

Fig. 13 is a block diagram showing a circuit for detecting the boundary between the code bit part and significant bit part of the exponent part of Fig. 3;

Fig. 14 is a block diagram showing a specific
5 embodiment of Fig. 13 and the internal data of the same;

Figs. 15A to 15H are diagrams for explaining the output bit patterns (112) of a bit pattern generator (28) of Fig. 3;

10 Fig. 16A is a diagram showing the format of the output mantissa data (110) of the processing unit (26) of Fig. 3;

Fig. 16B is a diagram showing the output format of a shift circuit (31);

15 Fig. 16C is a diagram showing the output format of an OR circuit (32) of Fig. 3; and

Fig. 16D is a diagram showing the format of another output bit pattern (113) of the bit pattern generator (28) of Fig. 3.

20 DESCRIPTION OF THE PREFERRED EMBODIMENT

Before entering into the specific description of the floating-point processing apparatus according to the present invention, a cursory review will be made in the following as to the system for expressing
25 the floating-point data having the exponent part of

variable length (which system will be shortly referred to as the "present expression" or the "present expression method") which is to be used in the processing apparatus of the present invention.

5 The essence of the present expression method resides in that the length of an exponent part is determined in dependence upon the preceding "0" train or "1" train thereof. The present expression method will be described specifically in the following.

10 1. In the present expression, the number 0 and the infinity can be expressed, as follows:

0: "0 0 0, - - -, 0"; and

Infinity: "1 0 0, - - -, 0"

15 Next, the numbers other than the above two will be described in the following:

2. A number to be expressed is designated at x and is expressed by a multiple of two numbers e and f , as follows:

$$x = 2^e \times f \text{ - - - - - (1).}$$

Here, in order to make the value univalent, the numbers e and f are conditioned, as follows: The first consideration is limited to the case of $x > 0$:

e : Integer - - - - - (2);

and

$$1 \leq f < 2 \text{ - - - - - (3).}$$

Next, the following three data are placed as the expression method in the specified order.

- (i) sign bit (1 bit expressing the sign of the number x);
- 5 (ii) Exponent Part; and
- (iii) Mantissa Part.

The binary expression of the value of the mantissa f is made, as follows:

$$f = 1. f_1 f_2 f_3 \text{ --- (4).}$$

- 10 At this time, the term $f_1 f_2 f_3$ is assumed to be the bit pattern of the mantissa part. Aiming at making the exponent part variable, there the following method is used to give the self-describing ability to the length of the variable length data field. The following
- 15 expression is to be used because the double exponent expression will frequently be used:

$$2^n \rightarrow \exp(n) \text{ --- (5).}$$

- For $e > 0$, the range in which the number e can be expressed just by a binary m (> 0) bits is as
- 20 follows:

$$2^{m-1} \leq e < 2^m - 1 \text{ --- (6).}$$

If the range of the number f of Equation (3) is

incorporated, Equation (6) is expressed in terms of the range of the number x , as follows:

$$\exp(2^{m-1}) \leq x \leq \exp(2^m) - \dots - (7).$$

For $E < 0$, considering the symmetry with Equation (7), following another expression is obtained:

$$\exp(-2^m) \leq x < \exp(-2^{m-1}) - \dots - (8).$$

If this expression is returned to the range of the number e , the following expression is obtained:

$$-2^m \leq e < -2^{m-1} - 1 - \dots - (9).$$

10 From Equation (9), it is rational that the expression of the number e is an expression in 2's complement. Therefore, the following expression of the mantissa f is rational for $x < 0$:

$$-2 \leq x < -1 - \dots - (3').$$

15 Equations (6) and (9) do not contain the cases of $e = 0$ and -1 . This is interpreted as $m = 0$. Including these, the internal expression of the integer e in case this number e can be expressed just by the m bits, as follows:

20 for $e \geq 0$: $0, \dots, \overbrace{0 \ 1 \ e_{m-1}, \dots, e_2 \ e_1}^m$;
and
 $e < 0$: $1, \dots, 1 \ 0 \ e_{m-1}, \dots, e_2 \ e_1$
----- (10).

From the values $e_{m-1}, \dots, e_2 e_1$ and m , the exponent part is prepared by arranging the "1" or "0" train of $(m + 1)$ figures in accordance with the code of the exponent e , by arranging the "0" or "1" train after the former train, and by subsequently arranging the value $e_{m-1}, \dots, e_2 e_1$, as follows:

$$\text{for } e \geq 0: \overbrace{1, \dots, 1}^{m+1} \overbrace{e_{m-1}, \dots, e_2 e_1}^m;$$

and

$$\text{for } e < 0: 0, \dots, 0 \overbrace{e_{m-1}, \dots, e_2 e_1}^m; \\ \text{--- (11).}$$

10 The length of the exponent part is expressed by $(2m + 1)$ and is characterized by increasing as the magnitude of the exponent increases. The length of the exponent part is also characterized by the fact that it can be detected easily by detecting the length
15 m of the "1" or "0" train positioned at the leading part.

The order of the magnitude of the part except the leading "1" or "0" train of Equation (11) is coincident with the magnitude order of the value e
20 even if the mantissa part is included in consideration.

For $x < 0$ like the case of $x > 0$, Equation (7) is replaced by the following equation:

$$-\exp(2^m) \leq x < -\exp(2^{m-1}) \text{ --- (7')};$$

and Equation (8) is replaced by the following equation:

$$- \exp(2^{m-1}) \leq x < - \exp(2^m) \text{ --- (8')}.$$

For $x < 0$, the order of Equation (11) may be reversed by considering that the order of the value x and the order of the value e are reversed, and this reversal can be made by taking the complementary number of 1. Hence, Equations (11) are replaced by the following equations:

$$\text{for } e \geq 0: \overbrace{0, \dots, 0}^{m+1} \quad \overbrace{1 \overline{e_{m-1}} \dots \overline{e_2} \overline{e_1}}^m$$

10 and

$$\text{for } e < 0: 1, \dots, 1 \quad \overbrace{0 \overline{e_{m-1}} \dots \overline{e_2} \overline{e_1}}^m \text{ --- (11')}.$$

In dependence upon the sign of the exponent e , the sequence of $(m + 1)$ number of "0" or "1", followed by the "1" or "0" sequence and then by the respective inverted bits $\overline{e_{m-1}}, \dots, \overline{e_1}$ of the bits e_{m-1}, \dots, e_1 . This expression also has the characteristics described in connection with Equation (11).

Fig. 1 shows the general format of the numbers according to the present expression. Indicated at numeral 1 is the sign bit of a mantissa which takes the value "0" or "1" in accordance with the positive or negative of the number x . Indicated at numeral 5 is an exponent part which is expressed by Equation

(11) or (11'). An L field 2 is a part of the "1" sequence or "0" sequence of $(m + 1)$ bits, and a E field 3 is a significant bit part of composed of m bits and expressing the magnitude of the exponent.

- 5 A F field 4 is a mantissa part which is composed of an $|l - (2m + 2)|$ bits if the total bit number of the expression of Fig. 1 is designated by l .

Since the number $[100]_{10}$ is expressed by Equation (1), as follows:

10 $2^6 \times (25/16),$

the mantissa f is expressed by Equation (4), as follows:

$$f = [1. 1 0 0 1 0 - - -]_2.$$

- 15 Since $e = 6$, moreover, $m = 3$ so that the exponent part is expressed by Equation (11), as follows:

$$\overbrace{[1 1 1 1]}^4 0 1 0]_2.$$

Hence, the number $[100]_{10}$ is expressed, as shown in Fig. 2; according to the present expression, as follows:

$$x_{100} = \underbrace{0}_S \underbrace{1 1 1 1}_L \underbrace{0 1 0}_E \underbrace{1 0 0 1 0}_F - - -.$$

- 20 In order to conduct floating-point processing of the numerical data which are expressed by using the exponent part 5 of variable length shown in Fig. 1, as is apparent from the description thus far made,

it is necessary to separate the exponent part data having the exponent part of fixed length of the prior art and the remaining mantissa part data. For this necessity, it is necessary to separate the exponent part 5 and the mantissa part 4, which have the expression of Fig. 1. For this necessity, it is sufficient to detect the length m of the L field 2. As is apparent from Equation (11) or (11'), the leading bit of the E field takes the value reversed from the value "1" or "0" constructing the bit sequence of the L field 10 2. By making use of these characteristics, it is possible to detect the length m of the L field 2 and to judge the boundary between the E field 3 and the F field 4 on the basis of the length m detected. As 15 is apparent from Equation (11), in case the sign bit S is 0, the E field 3 expresses the exponent as it is, when the L field 2 is a bit sequence of "1", and the reversed E field 3 expresses the exponent when the sign bit S is "1".

20 In the practical processing apparatus, there is a limit to the total length of the data of Fig. 1. At this time, the bit in the allowable data length is selected to the exponentially expressed data of variable length from the S field 1 of the data of Fig. 25 1. As a result, when the exponent is large, the data

may not contain the mantissa part 4 or a part of the E field 3. However, this case raises no problem in the present expression.

Fig. 3 is a block diagram showing one embodiment of the present invention. In Fig. 3: reference numeral 20 indicates a boundary detection circuit for detecting the boundary between the length description part 2 and the significant bit part 3 of the exponent part; numerals 21 and 28 bit pattern generators; numerals 22, 24, 29, and 31 shift circuits for shifting input bits in parallel; numerals 23 and 30 exclusive OR circuits; numeral 25 a bit insertion circuit; numeral 26 an arithmetic logic unit for processing floating-point data having an exponent part of fixed length; numeral 27 a boundary detection circuit for detecting the boundary between the exponent sign bit part and the significant bit part; numeral 32 an AND circuit; and numeral 33 indicates an OR circuit.

In Fig. 3, the arithmetic of the data 100 of the exponent of variable length according to the present expression is conducted, as follows:

- (1) Detection of the boundary between the length description part 2 and the significant bit part 3 of the exponent part 5;
- (2) Separation of the exponent part 5 and the mantissa

0174028

part 4;

- (3) Arithmetic operation on the separated exponent part and mantissa part to provide a resultant floating-point data with an exponent part of a fixed length;
- (4) Detection of the boundary between the sign bit part and the significant bit part of the exponent of the resultant floating-point data; and
- (5) integration of the exponent part and the mantissa part of the resultant floating-point data to provide a floating-point data with an exponent part of a variable length.

The processing itemized above will be described in detail in the following.

- (1) Detection of the boundary between the length designation part 2 and the value designation part 3 of the exponent part:

In Fig. 3, the data 100 according to the present expression method are input to the boundary detection circuit 20.

This boundary detection circuit 20 examines the first inverted bit position with reference to the first bit of the length description part. (i.e., the L field 2 (as shown in Fig. 1)) of the exponent to output the examined position as the result. This means the output of the position of the first bit of the E field 3 in the general format of the present expression method shown in Fig. 1. From this result, the length of the L field in Fig. 1 is determined so that the last bit position of the E field of the exponent part can be determined from Equations (11) and (11'). Next, the

operations of the boundary detection circuit 20 will be described in detail with reference to Fig. 4. Fig. 4 is a block diagram showing the boundary detection circuit 20 of Fig. 3. In Fig. 4: reference numeral 34-1, - - -, and 34-k indicate inverted bit position check circuits, respectively; numeral 35 a priority encoder; numeral 36 a multiplexer; and numerals 37 and 38 OR circuits. The data according to the present expression method are divided for use into: a sign bit 119 of the mantissa part; a first bit of the length description part 2 of the succeeding exponent part 5; and succeeding partial bit trains 121-1, - - -, and 121-k. The bits of the data 100 other than the bits 119 and 120 are cut away in the order from the tail of the data 100 and are used as the bit trains 121-1, - - -, and 121-k. The first bit is input commonly and then partial bit trains 121-k, - - -, and 121-1 to the left terminal of each of the inverted bit position check circuits 34-1, - - -, and 34-k. Each of the inverted bit position check circuits 34-i (i = 1 to k) examines the presence of the bit at a value different from that of the bit 120 in the partial bit train 121-i with reference to the bit 120 sets a flag 122-i (i = 1 to k) indicating the presence of inversion at "1", if the inverted bit is present, to output

the position (which is counted from the last bit in each partial bit train) of the inverted bit closest to the left end of each partial bit train 121-i as the bit serial number 123-i ($i = 1$ to k) of that particular bit. Without inversion, the flag 122-i is set at "0", whereupon the bit serial number 123-i has no meaning. Each partial bit train can be modified so as to have an arbitrary length, but in order to use the hardware efficiently, therefore, the length of each partial bit train may be 2^N , whereupon the number of total input bits to the inverted bit position check circuit 34-i is $2^N + 1$ as a result that the bit 120 is added thereto. When the length of the bit of the data 100 except the bits 119 and 120 is not k times as large as 2^N so that the total number of input bits to the partial bit train 121-k is smaller than 2^N bits, the bit 120 is further input, with a multitude equal to the difference, to the inverted bit position check circuit 34-k. Thus, all the inverted bit position check circuits 34-1 to 34-k can be constructed of an identical circuit. The outputs of the inverted bit position check circuits 34-k, - - -, and 34-1 for $N = 2$, i.e., when the input bit number is 5 bits are shown in Fig. 5. In Fig. 5, the bit number of the partial bit train 121-i is

set such that the right end bit number of each partial bit train 121-i takes "0" and successively 1, 2 and 3 in the leftward direction. Moreover, a symbol "X" indicates assumption of a value either "0" or "1".

- 5 The inverted bit position check circuit 34-i can be realized by an ROM (i.e., Read Only Memory), which uses the input bit train as its address input and in which the output data shown in Fig. 5 are written in the corresponding location. That circuit 34-i can
- 10 also be realized easily by using a PLA (i.e., Programmable Logic Array) or a logic gate element.

The flag 122-i output from each inverted bit position check circuit 34-i is input to the priority encoder 35. At this time, the flag 122-k is connected

15 with the input having the highest priority whereas the flag 122-i is connected with the input having the lowest priority, so that the priority encoder 35 detects the inverted bit position check circuit (e.g., 34-j), to which the partial bit train containing the

20 first inverted bit with reference to the first bit of the length description part 2 of the exponent part 5 is input, to output the number (j) of the check circuit as a detection result 124. The inverted bit position

25 circuit 34-j is input to the multiplexer 36. This

multiplexer 36 selects and outputs the inverted bit number (123-j), which is output from the inverted bit position check circuit (34-j) from the inverted bit position check circuit number j indicated by the output 124 of the priority encoder 35.

In the present expression, no bit inversion is present on and after the first bit of the length description part 2 of the exponent part when the data 100 correspond to numbers 0 and ∞ . Since all the flags 122-1, - - -, and 122-k take "0" at this time, this state is detected by the priority encoder 35 to set a flag 125 at "1" so that all the plural bits composing the inverted bit position check number 124 output from the priority encoder 35 and an inverted bit number 126 output from the multiplexer 35 are set at 1.

The input and output relationships of the priority encoder 35 for $k = 2$ in Fig. 4, i.e., in the case of the two inverted bit position check circuits are shown in Fig. 6. The inverted bit position check circuit number 124 sets the number of the circuit 34-2 at "1" and the number of the circuit 34-1 at "0". The priority encoder 35 can be realized by the ROM which uses the plural flag inputs 123-1 and 123-2 as its address inputs and in which the output data shown in

Fig. 9 are written in the corresponding locations. The priority encoder 35 can also be realized easily by a PLA or by logic gates. This modification can also be applied in an absolutely identical manner to the case in which the number k is more than 2.

The OR gates have their outputs 127 and 128 are output as the boundary detection result 101 together with the sign bit of the mantissa part and the leading bit 120 of the exponent length description part 2.

Fig. 7 shows the circuit construction of the boundary detection circuit 20 for $k = 2$ in Fig. 4 and when the input of the partial bit train check circuit is 5 bits and the flow of the data when the 8-bit data "0 0 1 0 0 1 0 1" according to the present expression are to be detected. The parenthesized values indicate the data on the signal lines. Incidentally, since the partial bit train input 121-2 to the inverted bit position check circuit 34-2 is 2 bits, the lefthand 3 bits are bits each identical to the first bit 120 of the exponent length description portion. As a result, the inverted bit position check circuits 34-1 and 34-2 can be made to have an identical construction.

Fig. 8 shows the boundary detection result obtained by the circuit of Fig. 4 for the various 8-bit data 100 according to the present expression.

Symbol "X" indicates which value may be taken "0" or "1".

As has been described hereinbefore, the outputs 101 express the first inverted bit position with respect to the first bit 120 of the length description part 2 of the exponent part in terms of the serial number of the inverted bit position check circuit, to which the first inverted partial bit train is input, and the inverted bit position in said partial bit train.

10 In other words, the outputs 101 indicate the bit serial number n , which is counted from the trailing bit of the data 100 to a bit having a value inverted from that of the leading bit 120 of the E part.

If the length of the data 100 is designated at l , then
15 the length $(m + 1)$ of the L part 2 can be derived easily from the relationship of $m + 1 = l - (n + 1)$. The length of the exponent part 5 according to the present expression is expressed by $(2m + 1)$ from Equations (11) and (11') if the length of the length description part 2 of the
20 exponent part is assumed to be $(m + 1)$. Since the value m is determined from the aforementioned value n , the boundary between the exponent part and the mantissa part can be easily detected from the output of the present circuit. The outputs 101 of the present
25 circuit further contain the sign bit 119 of the mantissa

part and the first bit 120 of the length description
part 2 of the exponent part and can discriminate a
special number such as 0 or ∞ , because the case in
which no inversion of the bit after the first bit of
5 the length description part 2 of the exponent part
is present is detected, as has been described herein-
before.

(2) Separation of the exponent part and the mantissa
part:

10 (1) Separation of the exponent part:

If the data have a short exponent part, they con-
tain the exponent part and the mantissa part. If
the exponent part is long, conversely, neither the
mantissa part nor lowest bit or bits of the exponent part is
15 contained in the data 100. In order to separate the
exponent part from the mantissa part, different proces-
sings are required in dependence upon which of the
two above cases the data 100 belong to.

More specifically, the shift circuit 22 is shifted
20 rightward by the length of the mantissa part in ac-
cordance with the output of the boundary detection
circuit 20, in case the mantissa part is present,
but leftward to give the exponent part a desired length,
in case the mantissa part is absent, so that the final
25 bit of the exponent part may be arranged at the right-

hand end of the data. For this purpose, the shift circuit 22 has a circuit (although not shown) for determining the direction and stroke of the shift in the following manner.

5 If the length description part 2 of the exponent part has the length of $(m + 1)$ (which is equal to $l - (n + 1)$, as has been described above), the length to be owned by the part (i.e., the E field) indicating the size of the exponent part 5 takes the value m , as
10 has been described hereinbefore. If the following inequality holds in case the data according to the present expression have the length of l bits:

$$l > 2m + 2,$$

$$\text{i.e., } 2n + 2 > l,$$

15 then the data 100 contain all the m bits of that size designation part 3 so that the mantissa part is present in the data 100. In this case, the shifting direction is righthand, and the shifting stroke is $l - 2m - 2$,
i.e., $2n + 2 - l$ bits, which are necessary for shifting
20 out the mantissa part 4. At this time, the value "0" is shifted into the leading part of the data.

Fig. 9A shows an example of the data 103 after shifted.

If the following inequality holds:

$$l \leq 2m + 2,$$

i.e., $2n + 2 < l$,

the bit length of the size designating part 3 of the exponent part in the data 100 is $l - m - 2$, which is smaller than m , then it becomes necessary to compensate the value "0" of the bit number $((2m + 2 - l)$ bits), which becomes short for reproducing the exponent part of the expression of fixed length. Therefore, a leftward shift is conducted by $(2m - 2) - l$, i.e., $l - 2n - 2$.

At this time, the value "0" is shifted in. The results 103 of the leftward shift are shown in Fig. 9B. Reference numeral 2' appearing in Fig. 9B indicates that it is composed of data L' after the length description part 2 of the exponent part is partially shifted out. The exponent part 3 is composed of a part 3' of the original exponent part E and a "0" train 3".

The mantissa sign bit 119 output from the boundary detection circuit 20 and the first bit 120 of the exponent length description part 2 have no relationship with the above-specified determinations of the shifting direction and stroke.

Next, the data 103 output from the shift circuit 22 and containing the exponent part of variable length separated are transformed into the exponent part data

of fixed length. This processing (which will be shortly referred to as the "restoration of the exponent part") will be described in the following. The restoration of the exponent part is conducted by generating
5 the bit pattern from the bit pattern generator 21 in accordance with the output of the boundary detection circuit 20 and by transforming the $(l - m)$ bits other than the exponent part 3 (as shown in Figs. 9A or 9B) of the output 101 of the shift circuit 22 into an ex-
10 ponent sign bit S_e by the use of the exclusive OR circuit (i.e., EOR circuit) 23. Fig. 9C shows the general format of the data which are output as the restored exponent part to the EOR 30. As has been described hereinbefore, the length of the exponent
15 part 3 of the output 101 of the shift circuit 22 can be determined from the output of the boundary detection circuit 20, and it is also possible to determine which pattern of Figs. 9A and 9B the output 101 belongs to. It is further possible to know the exponent part sign bit (S)
20 1 from the sign bit 119 of the mantissa part, which is contained in the output 110 of the boundary detection circuit 20, and the value of each bit of the L part 2 (Fig. 9A) or 2' (Fig. 9B) from the first bit
120 of the length description part of the exponent
5 part. It is further possible to determine the sign bit

Se of the exponent part from Equations (11) and (11')
on the basis of the sign bit 119 of the mantissa part
and the first bit 120 of the L part. Thus, it is
possible to determine the bit pattern to be generated
5 for the restoration of the exponent part from the
output 103 of the shift circuit 22 by the use of the
EOR circuit 23.

Figs. 10A to 10D show the output 103 of the shift
circuit 22, the output 102 of the bit pattern generator
10 21, and the output 105 of the EOR circuit 23 in case
the output 103 of the shift circuit 22 takes the format
shown in Fig. 9A.

Fig. 10A shows the case in which the mantissa
part and the exponent part of the data 100 positive
15 are positive. In other words, the sign bit 119 (shown
in Fig. 4) of the mantissa part is at "0", whereas
the leading bit 120 (shown in Fig. 4) of the length
designation part of the exponent part is at "1". At
this time, the output 105 of the EOR circuit 23 to
20 be output as the exponent after the restoration should
be that shown in Fig. 10A, as is understood from the
first equation of Equation (10). Of the outputs of
the shift circuit 22, therefore, the leading bit of
the exponent part 3 and all the bits of the length
25 designation part 2 have to be inverted. For this

necessity, the bit pattern generator 21 outputs the output 102 which has the value "1" only in the position corresponding to those bits, as shown in Fig. 10A.

The position in which the value "1" is to be generated

5 is the m -th bit counted from the lowest bit of the data 103 to the $(2m + 1)$ th bit, as viewed from the Drawing, i.e., from $(l - n - 2)$ th bit to the $(2l - 2n - 3)$ th bit, as expressed with respect to the inverted bit position n output from the boundary detection

10 circuit 20. Fig. 10B shows the case in which the exponent of the data 100 is positive whereas the mantissa of the same is negative, i.e., in case the code bit 119 of the mantissa part is at "0" whereas the leading bit 120 of the length designation part of the exponent

15 part is at "0". At this time, the output 103 of the shift circuit 22 should take the value shown in Fig.

10B, as is apparent from the second equation of Equation (11), and the output 105 of the EOR circuit 23 should take the value shown in Fig. 10B, as is

20 apparent from the second equation of Equation (10). It follows that the output 102 of the bit pattern generator 21 should have all its leading $(l - m + 1)$ bits taking the value "1", as is shown in Fig. 10B.

Likewise, Fig. 10C shows the output 102 of the

25 bit pattern generator 21 in case the mantissa and

exponent of the data 100 are negative, and Fig. 10D shows the output 102 in case both the mantissa and exponent of the data 100 are negative.

Figs. 10E to 10H show the output 103 of the shift
5 circuit 22 and the output 102 (i.e., the output of the EOR circuit 23) of the bit pattern generator 21 in case the output 103 of the shift circuit 22 takes the format of Fig. 9B.

Figs. 10E to 10H are similar to Figs. 10A to 10D,
10 respectively, in connection with the sign bits of the mantissa and exponent of the data 100. In the case of Fig. 10E, for example, as is apparent from the first equation of Equation (11), the output 103 of the shift circuit 22 has its lower $(2m + 2 - l)$ bits
15 at "0", and its upper $(l - m - 2)$ bits at the significant bit parts 0, e_{m-1} and $-e_1$, and its far upper $(l - m)$ bits at "1" so that the output 105 of the EOR circuit 23 takes the format shown in Fig. 10E, as is apparent from the first equation of Equation (10). As a result,
20 the output 101 of the bit pattern generator 21 has to have its leading $(l - m + 1)$ bit taking the value "1", as shown in Fig. 10E.

As is apparent from the description thus far made, the bit pattern generator 21 can make outputs having
25 the value "1" in a predetermined positions in accordance

0174028

with the output of the boundary detection circuit 20 thereby to generate the exponent data 105 expressed to have the fixed length from the output of the shift circuit 22 by the EOR circuit 23.

5 The bit pattern generator 21 can be realized easily by using the ROM which is made receptive of the output of the boundary detection circuit 20 as its address input and which is written with the bit patterns shown in Figs. 10A to 10H in the corresponding
10 locations. The bit pattern generator 21 can also be realized easily by using a PLA or a logic circuit.

(ii) Separation of the mantissa part:

 The shift circuit 24 shifts the data 100 according to the present expression leftward in accordance with
5 the output of the boundary detection circuit 21, while maintaining the sign bit of the mantissa part, such that the boundary between the exponent part and the mantissa part is located between the second and third bits from the left end. If the length of the length
0 description part of the exponent part of the data 100 is set at $(m + 1)$, the length of the exponent part is expressed by $(2m + 1)$ so that the shifting stroke is $2m$ bits. The shift circuit 24 is equipped with a circuit (not shown) for detecting that shifting
5 stroke $2m$ in response to the output of the boundary

detection circuit 20. In accordance with the shifting operation, the value "0" is shifted in at the lower bits of the data. The shift result is shown in Fig. 11A. In Fig. 11A, reference numeral 1 indicates the sign bit of the mantissa part, and the succeeding bits are the lowest bits of the exponent part. Next, the bits at the lefthand of the point of the mantissa part omitted are inserted as the redundant bits by the bit insertion circuit 25. This bit insertion is conducted by inverting the sign bit of the mantissa part and by replacing one bit succeeding the sign bit of the mantissa by the inverted sign bit. In other words, the one bit succeeding the sign bit of the mantissa is set at "0" for the sign bit "1" and at "1" for the sign bit "0". The results of the respective cases are shown in Figs. 11B and 11C. The decimal point is located at a point 8.

(3) Arithmetic:

The exponent part 105 and the mantissa part 106 separated are processed in the arithmetic unit 26 between the exponent part 107 and the mantissa part 108 of another number separated by similar means (not shown), and the exponent part of the processed result normalized to locate the mantissa within the range of Equations (3) and (3') is output to 100' whereas the mantissa part of the same is output to 110.

0174028

(4) Detection between the sign bit part and the significant bit part of the exponent part:

The data format of the exponent part data 100' is shown in Fig. 12A. Reference numeral 7 indicates the exponent sign bit part (Se) which is composed of the "0" train or "1" train in dependence upon which the exponent is positive or negative, and numeral 3 indicates the part composed of the significant bits (E) of the exponent. In case this exponent is expressed by the m bits, the significant bit part 3 is composed of the m bits and has its leading bit at a value different from that of the sign bit Se so that it is expressed by the expression made by Equation (10). In order to know the length of the significant bit part 3, i.e., the number of the significant bits, it is sufficient to examine the bit inversion consecutively in the rightward direction with reference to the sign bit 7 and to detect the bit position in which the bit is inverted at first. Since this bit is the leading bit of the significant bit part 3, the length of the succeeding bits including it is the length of the significant exponent part.

Fig. 13 is a block diagram showing the boundary detection circuit 27 for detecting the boundary between the sign bit part and the significant bit part.

Reference numerals 34'-1 to 34'-k indicate respective bit position check circuits; numeral 35' a priority encoder; numeral 36' a multiplexer; and numerals 37' and 38' logic OR circuits.

5 In Fig. 13, the exponent part 100' is used as the sign bit 120' and the partial bit trains 121'-1, - - -, and 121'-k succeeding the former and separated. The respective inverted bit position check circuits 34'-1, - - -, and 34'-k are made receptive at their
10 left terminals commonly of the sign bit 120' and respectively of the partial bit trains 131-1, - - -, and 139-k. Each inverted bit position check circuit 34'-i (i = 1 to k) examines the presence of the bit inversion with respect to the sign bit 120' and sets
15 the flag 122'-1, which indicates the presence of inversion, at "1" if the inversion is present, to output the position of the bit inverted at first, as viewed from the sign bit 120', as the number 123'-i of that bit. In the absence of the inversion, the flag 122'-
20 i is set at "0", whereupon the bit number 123'-i has no meaning. The construction of the inverted bit position check circuit 34'-i is absolutely the same as that of the inverted bit position check circuit 34-i of Fig. 4, and its input and output relationships
25 are indicated the primed reference numerals of the

signals shown in Fig. 5. Likewise, the priority encoder 35' and multiplexer 36' and their respective constructions and outputs 125', 124' and 126', and the OR gates 37' and 38' and their respective outputs 5 127' and 128' have the same meanings as those of the circuits or signals of the reference numerals which are not primed in Fig. 4.

On the other hand, Fig. 14 shows the construction of the boundary detecting circuit 27, for $k = 2$ in 10 Fig. 13 and when the inverted bit position check circuit 34'-i has a 5-bit input, and the flow of the data when the exponent 1 1 1 1 0 1 1 0 is detected. The parenthesized values designate the data on the signal lines. The circuit construction itself is completely 15 the same as that of Fig. 7, except the signal line 119, and the circuits or the signal lines of Fig. 14 correspond to the circuits or signal lines of Fig. 7 having the reference numerals from which the primes are eliminated.

20 As has been apparent from the description thus far described, the relationship between the input 100' and the output 101' of the boundary detection circuit 27 is obtained by priming the reference numerals of Fig. 8 except the output 119. As a result, the output 25 101' is constructed such that its significant exponent

part 3 has its leading bit position composed of the signals 127 and 128, which are indicated by n' counted from the trailing bit of the data 100' and the part 120' indicating the exponent sign bit. If the total
5 bit length of the data 100' is indicated by l , the significant bit part 3 has a length equal to n' .

(5) Combination of the exponent part and the mantissa part:

The exponent part 101' is shifted by the shift
10 circuit 29. At this time, the shifting direction and stroke are so determined that the significant bit part 3 comes to the position to be taken by the leading bit of the significant bit 3 of the exponent part 100' when the exponent part 100' and the mantissa part 110 are
15 combined and transformed into the present expression type. The shifting direction and stroke can be determined specifically in the following manner. If the total length of the exponent is assumed at l bits whereas the length of the significant bit part 3 is assumed
20 at m bits, as shown in Fig. 12A, then the length of the exponent length description part when transformed into the present expression type has $(m + 1)$ bits from Equations (11) and (11') so that the first bit of the significant bit part in Fig. 12A has to be located
25 at the $(m + 3)$ th bit when transformed into the present

expression type. Hence, if the following inequality holds:

$$l - m + 1 > m + 3,$$

$$\text{i.e., } l - 2m - 2 > 0,$$

5 the shifting direction is leftward, and the shifting stroke is $(l - 2m - 2)$ bits. In the leftward shift, the value "0" is shifted at the right end. The output 114 after this leftward shift is shown in Fig. 12B.

If the following inequality holds:

10
$$l - 2m - 2 \leq 0,$$

the shifting direction is righthand, and the shifting stroke is $(2m - l + 2)$ bits. In the rightward shift, the sign bit S_e is shifted in at the right end. The result of this rightward shift is shown in Fig. 12C.

15 As has been described hereinbefore, the output of the boundary detection circuit 27 indicates the position of the leading bit of the significant bit part 3, which is counted from the right end of the exponent part 100', i.e., the significant bit number m of the

20 exponent. The shift circuit 27 includes a circuit (although not shown) for determining the shifting direction and a shift bit number on the basis of that number m in connection with a predetermined value l from the above-specified computing equation.

25 Next, the procedures for generating the exponent

part of the present expression type from the shift result will be described in the following. The exponent part according to the present expression method is generated by generating the bit pattern 112 from the output 101' of the exponent boundary detection circuit and the sign bit of the mantissa by the bit pattern generator 28 and by transforming the sign bit part 3 and the significant bit part 3 of Figs. 12B and 12C by the use of the EOR circuit 30 in accordance with Equations (11) and (11'). The position and length of the exponent significant bit part 3 and the sign bit part of the exponent of Figs. 12B and 12C are determined from the output 101' of the exponent part boundary detection circuit 27. Based upon the sign bit of the mantissa 110, it is possible to generate the bit pattern necessary for generating the exponent part of variable length according to the present expression.

Fig. 12D shows the general format of the result of the exponent part (i.e. the output 116 of the EOR circuit 30) generated for the shift output 114 in the case of Fig. 12B, and Fig. 12E shows the general format of the result (i.e., the output 116 of the EOR circuit 30) of the exponent part generated for the shift output 114 in the case of Fig. 12C. In either case, the left end bit of the output is set at "0", and the OR circuit 33 is used so that the sign

0174028

bit of the mantissa data 110 can be inserted.

Figs. 15A to 15D show the various outputs 112 of the bit pattern generator 28 in case the output of the shift circuit 29 takes the format of Fig. 12B.

- 5 Fig. 15A shows the pattern in case both the mantissa part 110 and the exponent part 100' are positive. Whether the mantissa 110 is positive or not can be judged in dependence upon whether its leading bit is at "0" or not, and whether the exponent part 100' is
- 10 positive or not can be judged in view of the exponent sign bit (i.e., 120' of Fig. 13) in the output 101' of the boundary detection circuit 27. At this time, the output 114 of the shift circuit 29 has significant bits at the m bits on and after the $(m + 3)$ th bit
- 15 from the leading bit, as shown in Fig. 15A. As is apparent from the first equation of Equation (11), on the other hand, the signal 116 to be output as the data for the exponent data 114 according to the present expression from the EOR circuit 30 takes the value
- 20 "1" from the second bit to the $(m + 1)$ th bit, the value "0" at the next $(m + 3)$ th bit, and the significant bit part of $(m - 1)$ figures and a train of "0" of $(2 - 2m - 2)$ figures at the subsequent bits. This last part is that to which the mantissa is to be added.
- 25 Therefore, the output 112 of the bit pattern generator

28 has to be the pattern which takes the value "1" for the $(m + 1)$ bits 10 from the second bit to the $(m + 3)$ th bits, as shown in Fig. 15A.

Fig. 15B shows the case in which the mantissa
5 is positive whereas the exponent is negative; Fig. 15C shows the case in which the mantissa is negative whereas the exponent is positive; and Fig. 15D shows the case in which both the mantissa and the exponent are negative. The description of these cases are
10 omitted here because they are apparent from Equations (11) and (11').

Figs. 15E to 15H correspond to the case in which the output 114 of the shift circuit 29 is shown in Fig. 12C, and the values of the sign bits of the mantissa
15 and exponent correspond to Figs. 15A to 15D, respectively.

The bit pattern generator 28 can be realized easily by the use of the ROM which is made receptive of the output 101' of the boundary detection circuit 27 and the sign bit of the mantissa 110 as its address
20 inputs and which is written with the bit pattern shown in Figs. 15A to 15H in its corresponding locations.

The bit pattern generator 28 can also be realized easily by the use of a PLA and logic gates.

Incidentally, the bit pattern generator 28 outputs
25 another bit pattern 113, which will be described hereinafter.

The mantissa 110 is shifted rightward up to a predetermined position of the mantissa of the present expression type, while expanding the sign bit S_e rightward, by the shift circuit 1 in accordance with the
5 outputs 127' and 128' in the output 101' of the boundary detection circuit 27.

The shifting stroke is $2m$ bits when the length of the exponent part is $(2m + 1)$ bits. Fig. 16A shows the normalized mantissa part data 110 before they are
10 shifted. Reference numeral 1 indicates the mantissa sign bit, and numeral 11 is identical to the inversion of the mantissa sign bit in accordance with Equation (3) and its definition. The decimal point is located at 8. Fig. 16B shows the result of the output which
15 is shifted rightward by $2m$ bits. Numeral 12 indicates a $2m$ number of mantissa sign bits, and the decimal point is at 6, which provides the boundary between the exponent part and the mantissa part according to the present expression. Next, in order to set the region
20 stored with the exponent part at "0", the bit pattern 113 is generated by the bit pattern generator 28, and a logical product is taken between the bit pattern 113 and the output 115 of the shift circuit 31 by the OR circuit 32. The result output 117 is shown in Fig.
25 16C. The pattern 113 generated by the bit pattern

0174028

generator 28 is made, as shown in Fig. 16D, such that
all $(2m + 1)$ bits corresponding to 12 and 11 in Fig.
16B are at "0" whereas all the bits corresponding to
the other parts are at "1". Therefore, the bit pattern
5 generator 28 is constructed to generate bit pattern
113 separately of the bit pattern 112 in accordance
with the value m which is expressed by the output 101'
of the boundary detection circuit.

The result 118 transformed into the present
10 expression is attained if the logical sum of the exponent
part 116 output from the EOR circuit 30 and the mantissa
part 117 output from the OR circuit 32 is taken by
the use of the AND circuit 33. This result output
118 is equal to the output 116 of the EOR circuit 30
15 in case the output 116 of the EOR circuit 30 is shown
in Figs. 15E to 15H. The same result is obtained as
the output 101 of the circuit 20 even if, in place of
the left end input bit 120 of the check circuits 34-
($k-1$), - - -, and 34-1, the right end bit of the left-
20 hand partial bit train is input. Similar processing
applies to the circuits 34'-1 to 34'- k of Fig. 13.

As has been described hereinbefore, according
to the present invention, the separation of the exponent
part and the mantissa part from the data according
25 to the floating-point expression having the exponent

part of variable length, and the combination of
the exponent part of fixed length and the mantissa
part after the arithmetic operation into a floating-
point data with an exponent part of a variable length
5 are conducted in bit-parallel so that a high-speed
floating-point data processing apparatus can be realized.

CLAIMS

A floating-point data processing apparatus for generating exponent data (105) of fixed length from floating-point data (100) composed of:

- a sign bit (1) indicating a mantissa sign;
- 5 a first exponent part (2) which has a bit length determined in dependence upon a significant bit length necessary for binarily expressing an exponent and which has all its bits determined at 1 or 0 in dependence upon said mantissa sign and the sign of said exponent;
- 10 a second exponent part (3) which has its bit length determined in dependence upon the bit length of said first exponent part (2), which has a predetermined relationship determined in dependence upon the sign of said exponent and said mantissa sign with the significant bit part when
- 15 said exponent is binarily expressed, and the leading bit of which has a value different from the value of one bit of said first exponent part (2);
- and a mantissa part (4) which has a plurality of bits having a bit length determined in dependence upon the value of
- 20 said exponent, said exponent data (105) of fixed length being composed of: a sign bit part (7) having a plurality of bits having values indicating the sign of said exponent; and a significant bit part (3) having a plurality of bits indicating the values of said exponent, said apparatus
- 25 comprising:

detect means (20) for receiving, in parallel, a plurality of bits other than said sign bit (1) of said floating-point data (100) and for detecting the position of a bit, which has a value different from the value of one bit of said
5 first exponent part (2) and which is the closest to said first exponent part (2), as the position of the leading bit of said second exponent part (3);

shift means (22) for receiving, in parallel, at least bits other than said sign bit (1) of said floating-point data
10 and responsive to the position detected by said detecting means (20) for shifting said first floating-point data (100) such that said second exponent part (3) comes to a predetermined position;

signal means (21) for generating a bit pattern signal
15 (102) comprised of bits indicating such a bit position of said shifted floating-point data (103) as has its value to be transformed, said bit position being determined in dependence upon said sign bit (1) of said floating-point data (100), the leading bit of said first exponent part
20 (2) and said detected position; and

output means (23) for receiving, in parallel, respective bits of said floating-point data (103) shifted by said shift means (22) and responsive to said generated bit pattern signal (102) for generating said exponent data (105) by
25 transforming values of bits in said shifted floating data (103) which bits are indicated by said shifted floating-

point-data (103).

2. The apparatus of claim 1, wherein said output means includes a plurality of exclusive OR circuits (23) each made receptive of one bit of said floating-point-data (103) and
5 one bit of said bit pattern (102).

3. A floating-point data processing apparatus for generating mantissa data (106) of fixed length from the floating-point data (400) composed of:

a sign bit (1) indicating a mantissa sign;

10 a first exponent part (2) which has a bit length determined in dependence upon a significant bit length necessary for binarily expressing an exponent and which has all its bits determined at 1 or 0 in dependence upon said mantissa sign and the sign of said exponent;

15 a second exponent part (3) which has its bit length determined in dependence upon the bit length of said first exponent part (2), which has a predetermined relationship determined in dependence upon the sign of said exponent and said mantissa sign with the significant bit part when said
20 exponent is binarily expressed, and the leading bit of which has a value different from the value of one bit of said first exponent part (2); and

a mantissa part (4) which has a plurality of bits having a bit length determined in dependence upon the value of

said exponent; said mantissa data (106) of fixed length being composed of: a sign bit part (1) indicating said mantissa sign; an inverted bit part inverted from said sign bit part; and a significant bit part (4) indicating the magnitude of

5 said mantissa, said apparatus comprising:

detect means (20) for receiving, in parallel, a plurality of bits of said floating-point data (100) and for detecting the position of the bit, which has a value different from the value of one bit of said first exponent part (2) and
o which is the closest to said first exponent part (2), as the position of the leading bit of said second exponent part (3);

shift means (24) for receiving, in parallel, a plurality of bits of said floating-point data (100) and for shifting
5 the bits other than said sign bits of said floating-point data (100) such that the leading bit of said mantissa part (4) comes next but one to said sign bit in dependence upon said detected position; and

output means (25) for inserting the inverted bit of said
, sign bit into the position next to said sign bit of said floating-point data output by said shift means (24) to output the inserted data as said mantissa data (106) of fixed length.

4. A floating-point data processing apparatus for generating floating-point data (118) having an exponent part of a variable length from both exponent data (100') of fixed length and mantissa data (110) of fixed length, said exponent data (100') being composed of a sign bit part (7) having a plurality of bits of values determined by an exponent sign and a significant bit part (3) having a plurality of bits indicating the value of said exponent, and said mantissa data (110) of fixed length being composed of a mantissa sign bit part (1), an inverted bit part (11) inverted from said mantissa sign bit part (1), and a mantissa significant bit part, wherein said floating-point data (100) is composed of:

- a sign bit (1) indicating the mantissa sign;
- 15 a first exponent part (2) which has a bit length determined in dependence upon a significant bit length necessary for binarily expressing said exponent and which has all its bits determined at 1 or 0 in dependence upon said mantissa sign and the sign of said exponent;
- 20 a second exponent part (3) which has its bit length determined in dependence upon the bit length of said first exponent part (2), which has a predetermined relationship determined in dependence upon the sign of said exponent and said mantissa sign with the significant bit part when said exponent is binarily expressed, and the leading bit of which
- 25 has a value different from the value of one bit of said

first exponent part (2);

and a mantissa part (4) which has a plurality of bits having bit length determined in dependence upon the value of said exponent, said apparatus comprising:

5 detect means (27) for receiving, in parallel, a plurality of bits of said exponent data (100') and for detecting the position of a bit, which has a value different from the value of one bit of said sign bit part (7) and which is the closest to said sign bit part (7), as the position of the
10 leading bit of said significant bit part (3) of said exponent data (100');

first shift means (29) made for receiving, in parallel, a plurality of bits of said exponent data (100') and for shifting said exponent data (100') in dependence upon said
15 detected position such that the leading bit of said exponent data (100') is positioned next to the first exponent part (2) of said floating-point data (118) to be generated;

second shift means (31) for receiving, in parallel, a plurality of said mantissa data (110) and for shifting said
20 mantissa data (110) in dependence upon said detected position such that the leading bit of said mantissa data (110) comes next to the significant bit part of the exponent data (114) after shifted;

signal means (28) for generating both a first bit pattern
25 (112) which indicates the bit position of a bit, which has its value to be transformed, of the exponent data (114),

which are shifted by said first shift means (29), in dependence upon one of the sign bit part (7) of said exponent data (100'), the sign bit of said mantissa sign bit part (1) and said detected position, and for generating
5 a second bit pattern (113) which indicates the position other than the mantissa significant bit part of the mantissa data (115) shifted by said second shift means (31), in dependence upon said detected position; and

output means (30, 32, 33) for receiving, in parallel,
10 both the respective bits of said exponent data (114) and said mantissa data (115), after shifted respectively by said first and second shift means (29, 31), and the respective bits of said first and second bit patterns (112, 113) and for generating said floating-point data (118).

15 5. The apparatus of claim 4, wherein said floating-point output means includes a plurality of exclusive OR gates (30) each for receiving one of said first bit patterns (112) and one bit of said exponent data (114) shifted.

6. The apparatus of claim 5, wherein said output means
20 includes: means (32) for masking said shifted mantissa data (115) in accordance with said second bit pattern (113); and an OR circuit (33) for taking the logical sum between the outputs (116) of said plural exclusive OR gates (30) and said masked mantissa data (117) to output the results
25 of the sum as said floating-point data (118).

1/15

0174028

FIG. 1






FIG. 2



2/15

0174028


FIG. 3



3/15

0174028

FIG. 4



4/15

0174028

FIG. 5

INPUTS					OUTPUTS		
REFE- RENCE BIT 120	PARTIAL BIT SERIES BIT NUMBER 121-i				FLAG 122-i	NUMBER INVERTED BIT 123-i	
	BIT NUMBER						
	3	2	1	0			
0	0	0	0	0	0	X	X
0	0	0	0	1	1	0	0
0	0	0	1	X	1	0	1
0	0	1	X	X	1	1	0
0	1	X	X	X	1	1	1
1	0	X	X	X	1	1	1
1	1	0	X	X	1	1	0
1	1	1	0	X	1	0	1
1	1	1	1	0	1	0	0
1	1	1	1	1	0	X	X


FIG. 6

INPUTS		OUTPUTS	
		FLAG	PARTIAL BIT SERIES CHECK CKT NUMBER
123-2	123-1	125	124
0	0	1	X
0	1	0	0
1	X	0	1

5/15

0174028

FIG. 7









0174028

[illegible]

7/15

0174028



8/15

FIG. 10A

		1		2		3		
0 0	0	1 1	0	$e_{m-1} \dots e_1$				103
0 0	0	1 1	1	0 0				102
0 0	0	0 0	1	$e_{m-1} \dots e_1$				105
$\ell - (2m+2)$	1	$m+1$	m					
ℓ								

FIG. 10B

0 0	0	0 0	1	$e_{m-1} \dots e_1$				103
1 1	1	1 1	1	0 0				102
1 1	1	1 1	0	$e_{m-1} \dots e_1$				105

FIG. 10C

0 0	1	0 0	1	$\overline{e_{m-1}} \dots \overline{e_1}$				103
0 0	1	0 0	0	1 1				102
0 0	0	0 0	1	$e_{m-1} \dots e_1$				105

FIG. 10D

0 0	1	1 1	0	$\overline{e_{m-1}} \dots \overline{e_1}$				103
1 1	0	0 0	0	1 1				102
1 1	1	1 1	0	$e_{m-1} \dots e_1$				105

9/15

0174028

FIG. 10E

1 1	0 e_{m-1} e_{2m+3-l}	0 0	103
1 1	1 0 0	0 0	102
0 0	1 e_{m-1} e_{2m+3-l}	0 0	105
$\xrightarrow{\quad l-m \quad}$ $\xrightarrow{\quad l-m-2 \quad}$ $\xrightarrow{\quad 2m+2-l \quad}$ $\xrightarrow{\quad l \quad}$			

FIG. 10F

0 0	1 e_{m-1} e_{2m+3-l}	0 0
1 1	1 0 0	0 0
1 1	0 e_{m-1} e_{2m+3-l}	0 0

FIG. 10G

0 0	1 $\overline{e_{m-1}}$ $\overline{e_{2m+3-l}}$	0 0
0 0	0 1 1	0 0
0 0	1 e_{m-1} e_{2m+3-l}	0 0

FIG. 10H

1 1	0 $\overline{e_{m-1}}$ $\overline{e_{2m+3-l}}$	0 0
0 0	0 1 1	0 0
1 1	0 e_{m-1} e_{2m+3-l}	0 0

10/15

FIG. 12A




FIG. 12B




FIG. 12C




FIG. 12D






FIG. 12E



11/15

0174028


FIG. 13







12/15

0174028

FIG 14



13/15



The diagram shows a 3xN matrix structure. The columns are grouped into three sections: a 7-column section, a 10-column section, and a 5-column section. The rows are labeled 114, 112, and 116. The matrix is divided into two main parts: a left part of width $m+1$ and a right part of width m , with a total width of ℓ . The matrix is filled with 0s and 1s, and the right part contains the expression e_{m-1} .

0	0	...	0	1	e_{m-1}	...
0	1	...	1	1	0	...
0	1	...	1	0	e_{m-1}	...

Dimensions and labels:

- Section widths: 7, 10, 5
- Row labels: 114, 112, 116
- Matrix width: ℓ
- Left part width: $m+1$
- Right part width: m

1	1 1	0 e_{m-1} . . .	114
1	1 1	1 0	112
0	0 0	1 e_{m-1} . . .	116

0	0	0	1	e_{m-1}	.	.	114
0	0	0	0	1	.	.	112
0	0	0	1	$\overline{e_{m-1}}$.	.	116

1	1 1	0 e_{m-1} . . .	114
1	0 0	0 1	112
0	1 1	0 $\overline{e_{m-1}}$. . .	116

FIG. 16A




FIG. 16B




FIG. 16C





FIG. 16D



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.